



Lean G\_AMD KABINI DIS/UMA (14"/15.6")

Ultra/Slim




01




- PCB 6L STACK UP**
- LAYER 1 : TOP
  - LAYER 2 : SGND
  - LAYER 3 : IN1(High)
  - LAYER 4 : IN2(Low)
  - LAYER 5 : SVCC
  - LAYER 6 : BOT
- Power Source**
- TI BQ24728**  
System Charge Power (+BATCHG)  
PAGE 24
  - Rictek RT8223PZ**  
System Power (+3VPCU/+5VPCU/+3VS5/+5VS5)  
PAGE 25
  - AOZ1237QI/APW8824CTI/G9183**  
KABINI Power (+0.95V/+0.95VS5/+1.5VS5)  
PAGE 26
  - TI TPS51216**  
System Memory Power (+1.5VSUS/+0.75V\_DDR\_VTT)  
**Richtek RT8068A**  
KABINI Power (+1.8VS5)  
PAGE 27
  - Intersil ISL6277HRTZ/ISL6208BCRZ**  
Processor Power (+VCC\_CORE/+VDDNB\_CORE)  
PAGE 28~29
  - GMT G5934RZ1U**  
System Discharge Power (+1.5V/+3V/+5V) (+3VSUS/+3VLAVCC/+1.8V)  
PAGE 30
  - On-semi ADP3211A**  
VGA Power (+VGA\_CORE)  
PAGE 31
  - Richtek RT8086A**  
DGPU Power (+1.0V\_VGA/+3V\_VGA/+1.5V\_VGA/+1.8V\_VGA/)  
PAGE 32




6,8,9,27,30,32 +1.5VSUS  
8,9 +VREF\_DQ  
5,6,26 +0.95V




## HDT+ Connector for Debug only





## Serial VID







## IO Thrm Protect





TEST2	TEST1	TEST0	Description
0	0	0	FCH TAP accessible from APU when TAPEN is asserted FCH JTAG pins are overloaded for multiple functions, in this configuration the FCH JTAG are used as non-JTAG pins
0	0	1	Reserved
0	1	X	Reserved
1	TMS	0	FCH JTAG multi-function pins are configured as JTAG pins, in this configuration the FCH TAP can be accessed from FCH JTAG pins
1	TMS	1	Use on ATE only Yuba JTAG enabled









Model	BOARD_ID0	BOARD_ID1	BOARD_ID2	BOARD_ID3	BOARD_ID4
14" UMA	0	0	0	0	0
15" UMA	0	1	0	0	0
14" DIS	1	0	0	0	0
15" DIS	1	1	0	0	0

Vender	Size	P/N
AMIC	2M	AKE38ZN0801
WINBOND	2M	AKE38FP0N01
Socket		DFHS08FS023






# RAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.


## DEBUG STRAPS





### REQUIRED STRAPS


					LPC_CLK0	LPC_CLK1	LFRAME#	GEVENT2#
PULL HIGH					BOOT FAIL TIMER ENABLED	CLKGEN ENABLED DEFAULT	SPI ROM DEFAULT	1.8V SPI ROM
PULL LOW					BOOT FAIL TIMER DISABLED DEFAULT	CLKGEN DISABLED	LPC ROM	3.3V SPI ROM DEFAULT

### SYS\_PWRGD














# 11

## MLPS Implementation

- Connect GPIO\_28 to 10K pulldown to enable MLPS
- If any of PS\_0/1/2/3 is not used, leave "no connect"
- R\_pu, R\_pd and C must be properly populated per tables below
- Place MLPS circuit components as close to the ASIC as possible
- Total DC resistance of trace between PS pin and C should be less than 2 ohms
- Total DC resistance of trace between C and ground should be less than 2 ohms
- Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

Capacitor Lookup Table

C (nF)	Bits(5,4)
680	00
82	01
10	10
NC	11

Resistor Divider Lookup Table

R_pu (Ohm)	R_pd (Ohm)	Bits(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

MLPS Circuit

MLPS Circuit

MLPS Circuit

PS\_0

PS\_1

PS\_2

PS\_3

GPIO\_28

3V3un

DNI

10K

R\_pu


R\_pd

C


MLPS Circuit




Per/Bit	Name	Description	Default	Legacy
PS_0[3:1]	romidcgl[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romidcgl[2:0] define memory aperture size If bios_rom_en = 1, romidcgl[2:0] define ROM type	xxx	gpio_13 gpio_12 gpio_11
PS_0[4]	n/a	Reserved	1	genk_vsync
PS_1[1]	bif_gen3_en_a	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bif_clk_pm_en	PCIe CLK PM capability: 1 = CLKREQB supported	x	gpio_8
PS_1[3]	n/a	Reserved	x	genk_clk
PS_1[4]	tx_pwrs_erb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable this GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[5] PS_3[4] PS_0[5]	aud_port_cp[2] aud_port_cp[1] aud_port_cp[0]	3-bit field indicating number of audio-capable display outputs	xxx	n/a


BIT5 => BIT0	
PS0	=> 11001
PS1	=> 01000
PS2	=> 00000
PS3	=> 11000




























SP1	SD_D1	MS_D1
SP2	SD_D0	MS_D1
SP3	SD_CLK	MS_D0
SP4	SD_CMD	MS_D2
SP5	SD_D3	MS_D3
SP6	SD_D2	MS_CLK
SP7	SD_WP	MS_BS


## Share Pin

SD / MMC  
CARD READER


R3X Type

## Power Button Connector


Pin1 : +3VPCU(LIDSWITCH PWR)  
Pin2 : POWER LED  
Pin3 : LIDSWITCH  
Pin4 : GND  
Pin5 : GND  
Pin6 : POWERON#






## CPU FAN



## Hole




## SATA HDD Connector(Cable type)




## SATA ODD CONNECTOR

## 14" SATA ODD Bypass CAP close conn






## 15" SATA ODD

## New Type



High : ODD power on  
Low : ODD power down

DB change from dual-ch to one-ch






Need Change PN/FP after DB

NM9 Type

## SPS Type

## USB 3.0






**PROJECT :U93**  
Quanta Computer Inc.


Size Custom	Document Number <b>USB 3.0/KB/Green CLK</b>	Rev 1A
Date: Tuesday, April 09, 2013	Sheet 21 of	32

17,25,26,27,28,29,30,31 +5VS5  
3,5,17,20,22,23,24,25 +3VPCU

**Mini Card  
WLAN/BT(Optional)**



## TPM (1.2)





[illegible]

Change to 1S3355 as Current loss

D7  
1S3355

+3VPCU

R329 10K/F\_4

R328 12K/F\_4

C597 0.1U/10V\_4

C605 100P/50V\_4

AD\_ID\_24

4M SPI EC ROM

Pinout diagram for U10 (SPI controller):

- BIOS\_CS# (1) to CE#
- BIOS\_SPI\_CLK (6) to SCK
- BIOS\_WR# (5) to SI
- BIOS\_RD# (2) to SO
- SPI\_3P (3) to HOLD#
- VDD (8) to VDD
- VSS (4) to VSS

place on top for ICT test


+3VPCU R319 10K/F 4 GPIO42 R318 \*10K/F 4

Hi ==> A6-5200 25W CPU + DIS  
Low ==>UMA/DIS/SG




Size Custom	Document Number <b>EC (IT8528E)/ROM</b>	Rev 1A
Date: Wednesday, April 03, 2013		Sheet 23 of 32

**ADD VGA TEMP\_FAIL function is active Hi**




+5 Volt +/- 5%  
 Countinue current:4A  
 Peak current:6A  
 OCP minimum:7.5A

+3.3 Volt +/- 5%  
 Countinue current:4A  
 Peak current:6A  
 OCP minimum:7.5A









1.8V +/- 3%  
Continue current: 2A  
Peak current: 3A  
OCP minimum: 4A



Size Custom	Document Number <b>DDR3 (TPS51216)</b>	Rev 1A
Date: Wednesday, April 03, 2013		Sheet 27 of 32










## VGA Core



GPIO10	GPIO12	GPIO16	GPIO20	GPIO15	Sun S3
PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	0	1	1.175V
0	1	1	1	0	1.150V
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V
1	1	1	0	1	0.775V

Default



**PROJECT :U76**  
Quanta Computer Inc.

Size Custom	Document Number +VGACORE NCP3218G)	Rev 1A
Date: Wednesday, April 03, 2013	Sheet 31 of 32	

+0.95V +/- 3%  
 Countinue current:2A  
 Peak current:3A  
 OCP minimum:4A

